As far back as the 1970's, the microelectronics test industry discovered a correlation between CMOS IC defects and the behavior of the power supply current. Companies utilized the premise that an IC exhibiting unusually high quiescent power supply current (IDDQ) levels is likely to be defective. They found that IDDQ can be especially useful in detecting defects in static
CMOS circuits. The IDDQ in static CMOS circuits is a function of normal circuit leakages and is thus, normally, very low because the circuit has no direct path between PWR and Ground in the quiescent state. Defects which cause excessive leakage into the power supply bus can be detected by observing the resulting high IDDQ level. This simple technique grew in popularity because the power supply current is directly observable and can be used to detect defects that may not alter the logic behavior of the IC and could thus go undetected under logic testing. Such defects include gate-oxide shorts, double floating gate faults, defects which cause partially conducting (weak) transistors, and bridging faults. Tests are generated such that a path is established between PWR and Ground causing an elevated IDDQ. For example, in the case of bridging faults, a path is established between PWR and GND via the bridged nodes.
Over More recently, researchers have extended the idea of IDDQ to the transient portion of the power supply current. The principle is that both the quiescent and transient portions of the supply current carry important pieces of information that can be used to detect defects and improve IC quality. This issue of the journal of VLSI Design presents both new approaches to power supply current testing and additional data on IDDQ testing. The following notation is used throughout this special issue iID: denotes the complete supply current IDDQ: denotes the peak value of the quiescent supply current IDDT: denotes the peak value of the transient supply current parity and two-rail checkers such that they receive all code words irrespective of whether the functional part of the self-checking system produces all code words or not. An internal LFSR (Linear Feedback Shift Register) is used to provide all the code words to a checker.
Until very recently most of the work on selfchecking design has focused on gate-level circuits, very little have been reported on self-checking design at the transistor-level. Since gate-level circuits are implemented at the transistor-level, research in the design of circuits that are selfchecking for exclusively transistor-level faults e.g. transistor stuck-on, transistor stuck-off, bridging, breaks has become extremely important. Authors Yeong-Ruey Shieh and Cheng-Wen Wu deal with a design technique for CMOS circuits such that these circuits are partially strongly code-disjoint (PSCD) for transistor stuck-on faults as well as for bridging faults. They have illustrated their technique by designing a PSCD 4-out-of-8 code checker circuit.
As mentioned previously a major objective of self-checking design is to enhance the reliability of a system. Jien-Chung Lo analyzes the reliability of self-checking circuits. His paper shows that the reliability of a system which uses duplicate-and -compare approach to achieve self-checking, is significantly higher than that can achieved by a TMR (Triple Modular Redundancy) scheme. An important conclusion of the paper is that depending on the application a self-checking circuit can be either self-checking or self-testing, but not necessarily be both.
The final paper, written by F. Vainstein, focuses on a technique for on-line checking of numerical functions. This technique is especially useful for functions with large number of arguments.
